library verilog;
use verilog.vl_types.all;
entity ext_bench is
end ext_bench;
